Design Verification Engineer – Intern Role overview Astera Labs is seeking a motivated Digital Design Verification Intern to join our San Jose design team. This internship offers hands-on experience in functional verification of high-performance connectivity and networking ASICs. You will work with experienced design and verification engineers to understand design specifications, develop and execute verification tests, debug simulation failures, and help assess the functionality and reliability of complex digital designs. You will collaborate with RTL design, architecture, and other engineering teams throughout the ASIC development process. …
See the full posting and apply
The rest of the description, the direct apply link, your match score, a tailored resume and the recruiters to message all come with internOS Pro. 3 days free, then $10/month. Cancel anytime.